Principal Verification Engineer - Osi Engineering : Job Details

1 day ago Be among the first 25 applicants

Get AI-powered advice on this job and more exclusive features.

This range is provided by OSI Engineering. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.

Base pay range

$170,000.00/yr - $196,000.00/yr

Direct message the job poster from OSI Engineering

Talent Acquisition Leader at OSI Engineering | ex-AT&T | ex-Randstad

A leading chip and silicon IP provider is seeking a talented Principal Verification Engineer to join its Memory Interconnect Design team. In this full-time hybrid role, you'll work alongside world-class engineers to develop advanced technologies that make data faster and more secure.

As a key technical leader in the organization, the Principal Verification Engineer will be responsible for defining and executing verification strategies across multiple product lines and global sites. The ideal candidate will bring deep technical expertise, ownership mentality, and strong collaboration skills to help ensure robust, production-ready silicon.

Responsibilities:

• Technical leader for full-chip and block-level verification
• Define verification plans in coordination with Architects, Logic, and Mixed-Signal Designers
• Implement testbenches, monitors, and scoreboards using UVM methodology
• Achieve functional and code coverage goals to ensure quality and completeness
• Support silicon bring-up, lab testing, and debug in partnership with the System team
• Contribute to the development of verification flows, tools, and methodology
• Mentor and guide junior engineers within the team

Requirements:

• Proficient in System Verilog or Verilog with significant UVM methodology experience
• Significant Experience with standard ASIC Verification flow/software tools
• Simulation tools: Synopsys VCS, Cadence Xcelium
• Coverage & Analysis: Cadence IMC (Incisive Metrics Center)
• Experience with scripting in Linux/Unix environments
• Verification of DDR memory interfaces is desirable
• Experience working in Analog/Mixed-Signal Products is desirable
• Verification Methodologies: SVA (System/Verilog Assertions) is desirable
• Regression Management: Jenkins (CI/CD Integration) is desirable
• Demonstrated ability to lead and drive complex technical solutions
• A strong commitment & ability to work in cross functional and globally dispersed teams
• MS in Electrical Engineering and 10+ years, or PhD in EE and 7+ years of verification experience

Location: San Jose, CA, Agoura Hilla, CA, Morrisville, NC and/or Johns Creek, GA (Hybrid)

Type: Full-time

Salary Range: $170,000–$196,000 (DOE)

No 3rd party agencies or C2C

Seniority level

• Seniority levelMid-Senior level

Employment type

• Employment typeFull-time

Job function

• IndustriesAppliances, Electrical, and Electronics Manufacturing

Referrals increase your chances of interviewing at OSI Engineering by 2x

Sign in to set job alerts for “Validation Engineer” roles.

Durham, NC $91,000.00-$114,000.00 3 days ago

Validation Engineer - Pharmaceutical Manufacturing

Raleigh-Durham-Chapel Hill Area $50.00-$60.00 2 weeks ago

Raleigh, NC $50,000.00-$240,000.00 1 month ago

Raleigh, NC $72,800.00-$80,100.00 1 day ago

Raleigh-Durham-Chapel Hill Area 1 day ago

Triangle, NC $60,000.00-$70,000.00 2 weeks ago

Raleigh, NC $65,000.00-$75,000.00 15 hours ago

Raleigh-Durham-Chapel Hill Area $170,000.00-$220,000.00 1 day ago

Process Engineer I, Manufacturing Science and Technology

Sanford, NC $87,480.00-$131,280.00 4 days ago

Holly Springs, NC $68.00-$82.00 3 days ago

Holly Springs, NC $70.00-$80.00 1 week ago

We're unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

#J-18808-Ljbffr